


SOLUTIONS


PD FINAL EXAM ENEL 353 FALL 2006

(1) For the given circuits,

(a) Use algebraic transformations to prove or disprove that the two circuits implement the same function:




$$\begin{aligned}
 f &= \overline{z y'} \cdot y' v x' = \\
 &= (\overline{z v y}) \cdot \overline{y} \cdot \overline{x} = \\
 &= (\overline{z \overline{y} v y \overline{y}}) \cdot x = \\
 &= (\overline{z v y}) \cdot x = (z v y) x = \\
 &= x z v x y //
 \end{aligned}$$



$$\begin{aligned}
 g &= x y v x y' z = \\
 &= x y v x \overline{y} z = x (y v \overline{y} z) = \\
 &= x (y (\overline{z} v z) v \overline{y} z) = x (y \overline{z} v y z v \overline{y} z) = \\
 &= x (y (\overline{z} v z) v (y v \overline{y}) z) = \\
 &= x (y v z) = x y v x z //
 \end{aligned}$$

The circuits implement the same function.

(b) Re-design circuit (a) using 2-input AND and EXOR




Way 2: algebraically:

$$\begin{aligned}
 x z v x y &= x (z v y) = \\
 &= x (z \oplus y \oplus z y)
 \end{aligned}$$

(c) Redesign using NAND gates:

$$xy : xz = x(y : z) = x \overline{\overline{y \cdot z}} = x \cdot \overline{\overline{y \cdot z}}$$





2. Consider

$$f = \sum (0, 4, 5, 10, 11, 13, 15)$$

$$g = \prod (1, 2, 12, 14)$$

(a) Draw K-maps and find minimal SOP & POS



$$f_{SOP} = \bar{a}\bar{b}\bar{c}v\bar{a}b\bar{d}v\bar{a}b\bar{c}v\bar{a}c\bar{d}$$



$$g_{SOP} = \bar{c}d\bar{v}\bar{b}\bar{a}\bar{v}b\bar{c}$$

or

$$f_{SOP} = \bar{a}\bar{b}\bar{c}v\bar{a}\bar{c}d\bar{v}b\bar{c}d\bar{v}a\bar{c}d$$

$$g_{SOP} = \bar{b}\bar{c}v\bar{b}d\bar{v}c\bar{d}$$

f_{POS}



$$f_{POS} = (\bar{a}v\bar{c})(\bar{b}v\bar{c}v\bar{d})(\bar{b}v\bar{c}v\bar{d})(\bar{a}v\bar{c}v\bar{d})$$


$$g_{POS} = (\bar{b}v\bar{c}v\bar{d})(\bar{b}v\bar{c}v\bar{d})$$

$$\text{or } f_{POS} = (\bar{a}v\bar{c})(\bar{a}v\bar{b}v\bar{d})(\bar{a}v\bar{b}v\bar{d})(\bar{a}v\bar{b}v\bar{c})$$

(b) Implement both functions using a PLA:

$$f_{SOP} = \bar{a}\bar{b}\bar{c}r\bar{a}b\bar{d}v\bar{a}b\bar{c}v\bar{a}\bar{c}d$$


$$g_{SOP} = \bar{c}d \vee \bar{b}\bar{d} \vee bc$$




(c) Implement both functions using ROM:
 We use the standard (canonical), not minimized form

$$f = \sum (0, 4, 5, 10, 11, 13, 15)$$

$$g = \sum (0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 15)$$



(d) Design the circuit for f using 2-to-4 decoders and any additional combinational gates:



for a DEC, we need a standard (canonical) form:

$$f = \sum(0, 4, 5, 10, 13, 15)$$


and use a decoder-tree

(or use several 5) 2-input OR gates)


(e) Design the circuit for g using 2-to-1 multiplexer (no other gates).

Let us use SOP of the g and Shannon expansion.

$$\begin{aligned} g &= \bar{c}d \vee \bar{b}\bar{d} \vee bc \\ &= \bar{b} \cdot \underset{b=0}{g_{b=0}} \vee \underset{b=1}{g_{b=1}} \\ &= \bar{b} (\bar{c}d \vee \bar{d}) \vee b (\bar{c}d \vee c) \\ &= \bar{b} (\bar{c} \vee \bar{d}) \vee b (d \vee c) \\ g_{b=0} &= \bar{c} \vee \bar{d} = \bar{c} \cdot \underset{c=0}{g_{c=0}} \vee \underset{c=1}{g_{c=1}} \\ &= \bar{c} (1) \vee c (\bar{d}) \\ g_{b=1} &= d \vee c = \bar{c} \cdot \underset{c=0}{g_{c=0}} \vee \underset{c=1}{g_{c=1}} \\ &= \bar{c} (d) \vee c (1) \\ g_{c=0} &= \bar{d} = \bar{d} (1) \vee d (0) \\ g_{c=1} &= d = \bar{d} (0) \vee d (1) \end{aligned}$$





or




Alternatively, you can derive the complete binary MUX-tree (using the truth table for g) and then reduce it!

Since g depends only on b, c, d , we get

b	c	d	g
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



3. Consider the circuit:



(a) Derive the state table and state diagram.

Here $Q_2 = C_2$, $Q_1 = C_1$, $Q_0 = C_0$, and no comb. inputs/outputs

C_2	C_1	C_0	C_2^+	C_1^+	C_0^+
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0

use it for state

Since we have T FF, let us use the TFF characteristic equation to find C_2^+ , C_1^+ , C_0^+ :

$$C_2^+ = C_2 \oplus T_2$$

$$C_1^+ = C_1 \oplus T_1$$

$$C_0^+ = C_0 \oplus T_0$$

Also, from the circuit,

$$T_0 = 1, T_1 = C_0,$$


$$T_2 = C_0 \cdot C_1 \Rightarrow$$

$$\Rightarrow C_2^+ = C_2 \oplus C_0 \cdot C_1,$$

$$C_1^+ = C_1 \oplus C_0$$

$$C_0^+ = C_0 \oplus 1 = \overline{C_0}$$

Since there are 3 T FFs, we have $2^3 = 8$ states encoded using values of $C_2 C_1 C_0$: 000, 001, ..., 111. The state diagram is given below:



There are no comb. inputs/outputs, and the only outputs are C_2, C_1, C_0 (Same as the codes for the states), so this is the Moore-type FSM.

(b) What does this circuit implement?
The circuit is simply binary up-counter.

(c) Redesigns the circuit using JK FFs.

Let us use the table from (a); and add JK columns

CURR STATE			NEXT STATE								
C_2	C_1	C_0	C_2^+	C_1^+	C_0^+	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

Using the JK FF characteristic table:

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J_2 :

C_2	C_1	C_0	00	01	11	10
C_0	0	0	0	X	X	
1	0	1	X	X		

J_1 :

C_2	C_1	C_0	00	01	11	10
C_0	0	X	X	0		
1	1	X	X	1		

K_2 :

C_2	C_1	C_0	00	01	11	10
C_0	X	X	0	0		
1	X	1	1	0		


K_1 :

C_2	C_1	C_0	00	01	11	10
C_0	X	0	0	X		
1	X	1	1	X		


$$J_2 = K_2 = C_1 C_0$$

$$J_1 = K_1 = C_0$$

$$J_0 = K_0 = 1$$




NOTE: you could use the initial circuit and substitute T FF with JK FF:



(4) Design a 4-bit BCD Counter using T FFs.
 An additional output Y indicates that the count reaches "1000".

(a) Moore-type diagram:



(b) STATE TABLE:

CURR. STATE $Q_3 Q_2 Q_1 Q_0$	NEXT STATE $Q_3^+ Q_2^+ Q_1^+ Q_0^+$	T_3	T_2	T_1	T_0	Output Y
0 0 0 0	0 0 0 1	0	0	0	1	0
0 0 0 1	0 0 1 0	0	0	1	1	0
0 0 1 0	0 0 1 1	0	0	0	1	0
0 0 1 1	0 1 0 0	0	1	1	1	0
0 1 0 0	0 1 0 1	0	0	0	1	0
0 1 0 1	0 1 1 0	0	0	1	1	0
0 1 1 0	0 1 1 1	1	1	1	1	0
0 1 1 1	1 0 0 0	1	1	1	1	0
1 0 0 0	1 0 0 1	0	0	0	1	0
1 0 0 1	1 0 1 0	0	0	0	1	1
1 0 1 0	1 0 1 1	X	X	X	X	X
1 0 1 1	1 1 0 0	X	X	X	X	X

We used these equations to create the table




$$T_3 = Q_3 \oplus Q_3^+$$

$$T_2 = Q_2 \oplus Q_2^+$$

$$T_1 = Q_1 \oplus Q_1^+$$

$$T_0 = Q_0 \oplus Q_0^+$$

to minimize T_3, T_2, T_1, T_0 use K-maps:




(c) Excitation equations

$$T_3 = Q_3 Q_0 \vee Q_2 Q_1 Q_0$$

$$T_2 = Q_1 Q_0$$

$$T_1 = \bar{Q}_3 Q_0$$


$$T_0 = 1$$




$$Y = Q_3 Q_0$$

(d) Re-design the system using D FFs:

For D FFs: $Q_3^+ = D_3, Q_2^+ = D_2, Q_1^+ = D_1, Q_0^+ = D_0$



$$D_3 = Q_3 \bar{Q}_0 \vee Q_2 Q_1 Q_0$$




$$D_2 = Q_2 \bar{Q}_1 \vee Q_2 \bar{Q}_0$$

$$\vee \bar{Q}_2 Q_1 Q_0$$


$$= Q_2 \bar{Q}_1 \bar{Q}_0 \vee Q_2 Q_1 \bar{Q}_0$$

$$= Q_2 \oplus Q_1 Q_0$$




$$D_1 = \bar{Q}_3 \bar{Q}_1 Q_0 \vee$$

$$\vee Q_1 \bar{Q}_0$$



$$D_0 = \bar{Q}_0$$

5
STATE MACHINE
(a)



STATES:

A \equiv no money deposited, OPEN=0

B \equiv \$5, OPEN=0

C \equiv \$10, OPEN=0

D \equiv \$15, OPEN=1

N - nickel, D - dime and:

\bar{N}, \bar{D} means "no coins inserted", or $ND=00$;

D means $ND=01$

N means $ND=10$

and $ND=11$ never happens.

(b) Since we have four states, we need 2 bits to represent states, or two FFs outputs:

Q_1, Q_0

A $\Rightarrow Q_1 Q_0 = 00$

B $\Rightarrow Q_1 Q_0 = 01$

C $\Rightarrow Q_1 Q_0 = 10$

D $\Rightarrow Q_1 Q_0 = 11$

STATE TABLE:

CURR. ST. $Q_1 Q_0$	INPUT N D		NEXT ST. $Q_1^+ Q_0^+$		OUTPUT, OPEN
	00	00	00	00	
00	01	01	01	00	00
00	10	10	01	00	00
00	11	11	X	X	X
01	00	00	01	01	00
01	01	01	01	00	00
01	10	10	01	00	00
01	11	11	X	X	X
10	00	00	10	00	00
10	01	01	10	00	00
10	10	10	10	00	00
10	11	11	X	X	X
11	00	00	11	00	00
11	01	01	X	X	X
11	10	10	X	X	X
11	11	11	X	X	X

(c) Design a circuit on 2 FFs:

$D_1 = Q_1^+$, $D_0 = Q_0^+$

ND	$Q_1 Q_0$			
	00	01	11	10
00	0	0	0	1
01	1	1	X	1
11	X	X	X	X
10	1	1	X	1

$D_1 = Q_1 \bar{Q}_0 \vee$

$\vee D \vee Q_0 N$

ND	$Q_1 Q_0$			
	00	01	11	10
00	1	1	1	1
01	1	1	X	1
11	X	X	X	X
10	1	1	X	1

$D_0 = \bar{Q}_1 \bar{Q}_0 \bar{N} \vee$

$\vee Q_1 D \vee \bar{Q}_0 N$

ND	$Q_1 Q_0$			
	00	01	11	10
00	1	1	1	1
01	1	1	X	1
11	X	X	X	X
10	1	1	X	1

OPEN = $Q_1 Q_0$