

Note: Where appropriate in all of the questions below, you may assume that the system variables are available in both complemented and uncomplemented form.

1. [26 marks total.]

(a) [4 marks.] Consider the two circuits shown below in Fig. 1. Use algebraic transformations to prove or disprove that the two circuits given above implement the same function (do not use a truth table or Karnaugh map).




Fig. 1. Prove or disprove circuit equivalence

$$\begin{aligned}
 f &= abc \oplus (ab \oplus bc) = g = ab \vee bc = \\
 &= abc \oplus (a \oplus c)b = \\
 &= \underbrace{(ac \oplus ac)}_{avc} b = \underline{\underline{(avc)b}}
 \end{aligned}$$

Since
 $avc = \overline{a}\overline{c} = (a \oplus 1)(c \oplus 1) = ac \oplus a \oplus c \oplus 1 = ac \oplus a \oplus c$
 The circuits are equivalent

(b) [6 marks.] Consider the function $f(a, b, c, d)$ implemented as follows:




Fig. 2. Circuit for Question 1, parts (b)-(e)


Part (b) continued ...

2. [30 marks total] Consider the two functions:


$$F(a, b, c, d) = \bar{a}\bar{b}\bar{c} \vee \bar{b}\bar{c}d \vee \bar{b}\bar{c}\bar{d} \vee \bar{a}bd \vee \bar{a}b\bar{c}$$

$$G(a, b, c, d) = \bar{a}\bar{b}\bar{c} \vee abc \vee \bar{b}\bar{c}\bar{d} \vee bcd$$


(a) [10 marks] Use the Karnaugh map templates below to determine minimal SOP and POS expressions for each function. If there are multiple solutions for any of these functions, give just one solution for each.




$$F_{SOP} = \bar{a}\bar{c} \vee \bar{b}\bar{c}\bar{d} \vee \bar{b}c\bar{d} \vee \bar{a}bd$$



$$G_{SOP} = \bar{a}\bar{b}\bar{c} \vee \bar{b}\bar{c}\bar{d} \vee \bar{b}c\bar{d} \vee abc$$



$$F_{POS} = (\bar{a}\bar{b}\bar{c})(\bar{b}c\bar{d})(\bar{c}vd) \wedge (\bar{a}\bar{b}vd) \wedge (\bar{a}v\bar{b}v\bar{d})$$



$$G_{POS} = (\bar{b}vc)(\bar{b}v\bar{c}) \wedge (\bar{a}v\bar{c}vd) \wedge (\bar{a}v\bar{c}v\bar{d})$$

OR

$$G_{POS} = (\bar{b}vc)(\bar{b}v\bar{c}) \wedge (\bar{a}v\bar{b}vd) \wedge (\bar{a}v\bar{b}v\bar{d})$$

OR


$$G_{POS} = (\bar{b}vc)(\bar{b}v\bar{c})(\bar{a}v\bar{c}vd)(\bar{a}v\bar{c}v\bar{d})$$

OR

$$G_{POS} = (\bar{b}vc)(\bar{b}v\bar{c})(\bar{a}v\bar{b}vd)(\bar{a}v\bar{c}v\bar{d})$$

- (b) [4 marks.] Implement both functions F and G using a PLA. For full marks, try to utilize shared product terms to best simplify the PLA implementation.

Let us use: $F = \bar{a}\bar{c} \vee \bar{b}\bar{c}\bar{d} \vee \bar{b}c\bar{d} \vee \bar{a}bd$
 $G = \bar{a}\bar{b}\bar{c} \vee \bar{b}c\bar{d} \vee bcd \vee abc$




- (c) [4 marks.] Implement both functions F and G using a ROM.

FOR ROM, we need a standard (canonical) form

FROM THE K-map,

$$F_{\text{SOP}} = \sum m(0, 1, 4, 5, 7, 8, 13)$$

$$G_{\text{SOP}} = \sum m(0, 1, 7, 8, 14, 15)$$



(d) [4 marks.] Derive the standard (canonical) form for the function F using algebraic manipulations. Convert your answer to shorthand SOP notation (i.e., $\Sigma m(\dots)$) and POS notation (i.e., $\Pi M(\dots)$).

$$\begin{aligned}
 F &= \bar{a}\bar{b}\bar{c}v\bar{b}\bar{c}d\vee\bar{b}\bar{c}\bar{d}\bar{a}\vee\bar{a}\bar{b}d\vee\bar{a}\bar{b}\bar{c}\bar{c} \\
 &= \bar{a}\bar{b}\bar{c}(d\bar{a}v)d\vee(\bar{a}v\bar{a})\bar{b}\bar{c}d\vee(\bar{a}v\bar{a})\bar{b}\bar{c}\bar{d}\vee\bar{a}\bar{b}(\bar{c}v\bar{c})d\vee \\
 &\quad \vee\bar{a}\bar{b}\bar{c}(\bar{d}v\bar{d}) = \bar{a}\bar{b}\bar{c}d\vee\bar{a}\bar{b}\bar{c}\bar{d}\vee\bar{a}\bar{b}\bar{c}d\vee\bar{a}\bar{b}\bar{c}\bar{d}\vee\bar{a}\bar{b}\bar{c}d\vee\bar{a}\bar{b}\bar{c}\bar{d}\vee \\
 &= \bar{a}\bar{b}\bar{c}d\vee\bar{a}\bar{b}\bar{c}\bar{d}\vee\bar{a}\bar{b}\bar{c}d\vee\bar{a}\bar{b}\bar{c}\bar{d} \\
 F_{SOP} &= \Sigma m(0,1,5,13,8,7,4) = \Sigma m(0,1,4,5,7,8,13) \\
 F_{POS} &= \Pi M(2,3,6,9,10,11,12,14,15)
 \end{aligned}$$

(e) [8 marks.] Use the Quine-McCluskey algorithm to minimize the function F ; use the standard SOP form you determined in part (d) as the starting point. Compare the results against the minimization of the SOP forms for F you performed in part (a) of this problem.

Implicant table

# of 1s	Min terms	Cubes	Cubes
0	0000	01	0,1,4,5
1	0001	000-	0-0-*
4	0100	0,4	
8	1000	0,8	-000*
5	0101	1,5	0-01
13	1101	4,5	010-
7	0111	5,13	-101*
		5,7	01-1*

Cubes * are prime implicants

Prime implicant chart

Prime Implicants	Min term	0	1	4	8	5	13	7
0,1,4,5	0-0-	X	X	X		X		
0,8	-000	X			X			
5,13	-101					X	X	
5,7	01-1					X		X

Rows 0-0-, -000, -101, 01-1 are all have a single X covered, so they are essential implicants. $F_{SOP} = \bar{a}\bar{c}v\bar{b}\bar{c}d\vee\bar{a}\bar{b}d$ is minimal.

3. [20 marks total.] Consider the circuit shown below in Fig. 3.




Fig. 3. Analyze and re-design this circuit to use TFFs.

(a) [4 marks.] Derive the excitation equations, transition equations, and the output equations.

$$J_1 = Q_1 \vee Q_0$$

$$K_1 = x$$

$$J_0 = Q_1$$

$$K_0 = x$$

$$Q_1^+ = J_1 \bar{Q}_1 \vee Q_1 \bar{K}_1 = (Q_1 \vee Q_0) \bar{Q}_1 \vee Q_1 \bar{x} = Q_0 \bar{Q}_1 \vee Q_1 \bar{x}$$

$$Q_0^+ = J_0 \bar{Q}_0 \vee Q_0 \bar{K}_0 = Q_1 \bar{Q}_0 \vee Q_0 \bar{x}$$

$$Y = Q_1 \vee Q_0$$


(b) [4 marks.] Create the state table that defines the current-states, input x , next-states, JKFF inputs (i.e., the excitation inputs), and the output y .

Q_1, Q_0	x	Q_1^+	Q_0^+	J_1	K_1	J_0	K_0	Y
0	0	0	0	0	0	0	0	0
0	1	0	0	0	1	0	1	0
0	1	1	0	1	0	0	0	1
0	0	1	0	1	0	0	0	1
1	0	1	0	1	0	1	1	1
1	1	0	1	0	1	0	1	1
1	0	1	1	1	0	1	0	1
1	1	0	1	0	1	1	1	1

(c) [4 marks.] Create the state diagram and specify what type of state machine is this (Mealy or Moore).

Let STATES be encoded as follows:



- A = 00
- B = 01
- C = 10
- D = 11



(d) [8 marks.] Re-design the circuit using T flip-flops. Draw the resulting circuit.

Q_1, Q_0	X	Q_1^+	Q_0^+	T_1	T_0	Y
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	1	1	0	1
0	1	1	1	0	1	1
1	0	0	1	0	1	1
1	0	1	0	1	0	1
1	1	0	1	0	1	1
1	1	1	0	1	1	1

We use $T_0 = Q_0 \oplus Q_0^+$ and $T_1 = Q_1 \oplus Q_1^+$ to fill in the T_1, T_0 columns in the table. Next, we minimize the excitation functions T_0, T_1 :




4. [24 marks total.] Design a sequential binary adder. Two binary sequences of an arbitrary length, corresponding to the two operands to be added, are applied to the inputs A and B , where the least-significant bit (LSB) of each sequence arrives first. The binary sum of the two numbers is produced as a corresponding output time sequence on the output Z , where the LSB is delivered first.

(a) [6 marks.] Derive the state diagram for a Mealy-type system. Use whatever you determine in this step for parts (b) and (c). Note: You can do this with as few as two states!

(If you are unable to come up with a suitable solution for this part, give a state diagram for any reasonable alternative Mealy-type system with two states and two inputs to complete parts (b) and (c).)

$S1 =$ no carry was generated from the previous addition
 $S2 =$ a carry was generated from the previous addition



(b) [4 marks.] Assign the necessary number of bits to represent the states of the system. Create the state table that defines the two input variables A , B , the current-states, next-states, and the output Z . Use don't-cares where appropriate.

Since there are two states, we need one bit, Q to represent the state. Let $S1 \Rightarrow Q=0, S2 \Rightarrow Q=1$

STATE TABLE

Curr. state Q	Inp.		Next state		OUTPUT Z
	A	B	Q	t	
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	0	1
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	1	1	1

(c) [6 marks.] Derive the output equation and the excitation equations based on JK flip-flops. (It is not necessary to draw the circuit).

STATE TABLE

Q	A	B	Q ⁺	J	K	Y
0	0	0	0	0	X	X
0	0	1	0	0	X	X
0	1	0	0	1	X	X
0	1	1	1	0	0	1
1	0	0	0	0	X	X
1	0	1	1	1	0	0
1	1	0	1	1	X	X
1	1	1	1	1	0	0

Characteristic table is used to generate JK in the state table

Q	Q ⁺	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	1	0

AB	00	01	11	10
0	0	0	1	0
1	X	X	X	X

J = AB

AB	00	01	11	10
0	X	X	X	X
1	1	0	0	0

K = $\bar{A}\bar{B}$

Y = $\bar{Q} (A \oplus B) \vee Q (A \oplus B) = A \oplus B \oplus \bar{Q}$

(d) [8 marks.] Derive the state diagram for a Moore-type system. Note: You need at least four states! (Be as messy as you like. Do not design the circuit.)

S1 ⇒ the sum bit is 0 and no carry was generated from previous addition
 S2 ⇒ the sum bit is 0 and a carry was generated
 S3 ⇒ The sum bit is 1 and no carry was generated
 S4 ⇒ The sum bit is 1 and a carry was generated

