

NAME: Solutions

SECTION: _____

L01: Norm Bartley, ST 143

L02: Steve Norman, ST 145

When you start the test, please repeat your name and section, and add your U of C ID number at the bottom of the last page.



DEPARTMENT OF ELECTRICAL
AND COMPUTER ENGINEERING

ENEL 353: Digital Circuits

Midterm Examination

Wednesday, October 25, 2017

Instructions:

- Time allowed is 90 minutes.
- In order to minimize distraction to your fellow students, you may not leave during the last 10 minutes of the examination.
- The examination is closed-book.
- You may use one of the following sanctioned Schulich School of Engineering calculators: Casio FX-260, Casio FX-300MS, TI- 30XIIS.
- The maximum number of marks is 50, as indicated; the midterm examination counts 20% toward the final grade.
- Please use a pen or heavy pencil to ensure legibility.
- Please answer questions in the spaces provided; if space is insufficient, please use the back of the pages.
- Please show your work; where appropriate, marks will be awarded for proper and well-reasoned explanations.

1. Questions about encodings of numbers. [10 marks total.]

(a) [1 mark.] What is the value of $31D_{16}$ as a decimal number?

$$3 \times 16^2 + 1 \times 16^1 + 13 = \boxed{797_{10}}$$

(b) [2 marks.] Use repeated division to convert 1515_{10} to octal representation.

division	quotient	remainder	
1515 / 8	189	3	Answer 2573 ₈
189 / 8	23	5	
23 / 8	2	7	
2 / 8	0	2	

(c) [2 marks.] Convert $F5B2_{16}$ to octal representation.

leading 0s to make bit count a multiple of 3

Hex	Binary	Octal
F	1111	7
5	0101	2
B	1011	6
2	0010	2

Answer
172662₈

(d) [3 marks.] Consider the 8-bit pattern 10001001_2 . What decimal number does it represent in an unsigned binary system?

$$2^7 + 2^3 + 2^0 = \boxed{137_{10}}$$

What decimal number does it represent in a 8-bit two's-complement system? Negation of 10001001 is $01110110 + 1 = 01110111$

$$01110111 = 7 \times 16 + 7 = 119_{10}. \text{ Number represented is } \boxed{-119_{10}}$$

What decimal number does it represent in a 8-bit sign/magnitude system?

$$\text{Magnitude is } 1001_2 = 9_{10}. \text{ Number represented is } \boxed{-9_{10}}$$

(e) [2 marks.] Complete the table of conversions from 4-bit unsigned binary to Gray code. (Hint: There is a much faster method than doing 12 separate binary-to-Gray conversions!)

unsigned binary	Gray code	unsigned binary	Gray code
0000	0000	1000	1100
0001	0001	1001	1101
0010	0011	1010	1111
0011	0010	1011	1110
0100	0110	1100	1010
0101	0111	1101	1011
0110	0101	1110	1001
0111	0100	1111	1000

2. [5 marks total.] Questions about binary integer addition.

(a) [2 marks.] Consider this 12-bit binary addition:

```

carries: 1 1101 1010 0000
a:        0110 1101 0100
b:        1010 0101 0011
-----
sum:      0001 0010 0111
    
```

Only one valid reason was needed for each part.

If a , b and the sum are all interpreted as two's-complement numbers, is there overflow in the addition? Give a reason for your answer.

No. Reason 1: Addition of numbers with opposite signs never overflows. Reason 2: carry into MSB = carry out of MSB.

If a , b and the sum are all interpreted as unsigned numbers, is there overflow in the addition? Give a reason for your answer.

Yes Reason 1: The carry out of the MSB is 1.

Reason 2: $sum < a$. Reason 3: $sum < b$.


(b) [3 marks.] Bit patterns 0110_2 and 1101_2 are supplied as inputs to a 4-bit binary adder circuit. What are the values of the sum and overall carry-out? (Give both answers as sequences of one or more bits.)

```

carries  1 1000 ← overall carry-out
a         0110
b         1101
-----
sum       0011
    
```

3. [3 marks.] The table below shows some voltage specifications for the Advanced Ultra-Low-Voltage CMOS logic family using a the power supply voltage of 1.80 V.

parameter	voltage
V_{IH}	1.17 V
V_{IL}	0.63 V
V_{OH}	1.20 V
V_{OL}	0.45 V



Give ranges of voltages that are as precise as possible for nodes $n1$, $n2$, $n3$, $n4$, and $n5$. If for some node(s) it is not possible to give a range of voltages, give a reason for that.

$n1$: Unknown range because input 1.05V is a forbidden zone

$n2$: $\overline{1 \cdot 0} = 1$. Voltage is between 1.20V and 1.80V.

$n3$: $0 + 0 + 0 = 0$. Voltage is between 0V and 0.45V.

$n4$: Unknown range because input $n1$ is unknown

$n5$: $\overline{0 \oplus 1} = 0$. Voltage is between 0V and 0.45V.

4. [6 marks.] Consider the Boolean expression below:

$$Y = \overline{A}C\overline{D} + \overline{C}D + ABD + ABC\overline{D} + B\overline{C}D + \overline{A}C\overline{D}.$$

Use *algebraic manipulation* to simplify Y to a minimal SOP form having three product terms and seven literals. You do not have to give names and numbers for theorems you use along the way, but you must clearly show all your steps. (Do not use a K -map.)


$$\begin{aligned} Y &= \overline{A}C\overline{D} + \overline{C}D + ABD + ABC\overline{D} + B\overline{C}D + \overline{A}C\overline{D} \\ &\quad \underbrace{\hspace{10em}}_{\overline{A}\overline{D}(C+2) = \overline{A}\overline{D}} \\ &= \overline{A}\overline{D} + \overline{C}D + ABD + ABC\overline{D} + B\overline{C}D \\ &\quad \underbrace{\hspace{10em}}_{\overline{C}D(1+B) = \overline{C}D} \\ &= \overline{A}\overline{D} + \overline{C}D + ABD + ABC\overline{D} \\ &\quad \underbrace{\hspace{10em}}_{AB(D+C\overline{D}) = AB(D+C)(D+\overline{D}) = ABC + ABD} \end{aligned}$$

$$\begin{aligned} Y &= \overline{A}\overline{D} + \overline{C}D + \frac{ABC + ABD}{[\text{expand}]} \\ &= \overline{A}\overline{D} + \overline{C}D + ABCD + ABC\overline{D} + \cancel{ABCD} + ABC\overline{D} \\ &\quad \underbrace{\hspace{10em}}_{\overline{C}D(1+AB) = \overline{C}D} \\ &= \overline{A}\overline{D} + \overline{C}D + ABCD + ABC\overline{D} \\ &\quad \underbrace{\hspace{10em}}_{ABC(D+\overline{D}) = ABC} \end{aligned}$$

$$Y = \overline{A}\overline{D} + \overline{C}D + ABC$$


5. [6 marks total.] Questions about combinational circuits.

(a) [3 marks.] Consider this circuit:



Use "bubble-pushing" and/or Boolean algebra to find an SOP expression for Y as a function of A , B , C , D , and E .


After bubble-pushing



Algebraically,

$$\begin{aligned}
 Y &= \overline{(\overline{AB + C}) [B \overline{(D+E)}]} \\
 &= \overline{(\overline{AB + C})} + B \overline{(D+E)} \\
 &= \overline{(\overline{A + B + C})} + B \overline{D + E} \\
 &= ABC + B \overline{D + E}
 \end{aligned}$$

(b) [3 marks.] Consider the circuit below, and find a canonical SOP expression for Y as a function of A , B , and C .



At $n1$: $n1 = \overline{B}C + B\overline{C}$

At $n2$: $n2 = \overline{B}C + B\overline{C}$

At Y : $Y = \overline{\overline{A}(n1) + A(n2)}$
 $= \overline{\overline{A}(\overline{B}C + B\overline{C}) + A(\overline{B}C + B\overline{C})}$

$Y = \overline{\overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}C + AB\overline{C}}$


or $Y = \sum(1, 2, 4, 7)$

6. [11 marks total.] Questions on K-maps and minimal forms.


- (a) [9 marks.] Consider the function Y given in the truth table below. Use the first K-map to derive all minimal SOP expressions for Y , then use the second blank K-map to derive *all* minimum SOP expressions for Y . You may add more maps if you need them.

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	X
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	X
1	1	0	1	1
1	1	1	0	0
1	1	1	1	X

$Y = AD + \bar{B}C\bar{D} + \bar{A}B\bar{D}$
 or $Y = AD + A\bar{B}C + \bar{A}B\bar{D}$



$\bar{Y} = \bar{A}D + AB\bar{D} + \bar{B}C\bar{D}$
 or $\bar{Y} = \bar{A}D + ABC + \bar{B}C\bar{D}$




so $\bar{Y} = (\bar{A}D)(AB\bar{D})(\bar{B}C\bar{D})$
 $Y = (A+\bar{D})(\bar{A}+\bar{B}+D)(\bar{B}+C+\bar{D})$
 or $Y = (A+\bar{D})(\bar{A}+\bar{B}+C)(\bar{B}+\bar{C}+\bar{D})$

- (b) [2 marks.] Sketch a two-level NAND-NAND circuit implementation for one of your answers in part (a). Assume that A, B, C and D are available in true and complementary forms. There is no restriction on the number of inputs on each gate.

A two-level NAND-NAND must come from a SOP expression for Y

e.g. $Y = AD + \bar{B}C\bar{D} + \bar{A}B\bar{D}$

$Y = \overline{(\bar{A}D)(\bar{B}C\bar{D})(\bar{A}B\bar{D})}$



7. [4 marks.] For the function described by the truth table ...

A	B	C	F(A, B, C)
0	0	0	1
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

List all the implicants ...

miniterms: $\bar{A}\bar{B}\bar{C}$, $\bar{A}\bar{B}C$, $\bar{A}BC$, $AB\bar{C}$, ABC


other products: $\bar{A}\bar{B}$, $\bar{A}C$, BC , AB

List all the prime implicants ...


$\bar{A}\bar{B}$, $\bar{A}C$, BC , AB

List all the essential prime implicants ...

$\bar{A}\bar{B}$, AB



8. [5 marks.] Consider the problem of converting an 8-bit BCD representation of an integer to a 7-bit unsigned binary representation of the same integer. Suppose that $c_7 c_6 c_5 c_4 c_3 c_2 c_1 c_0$ are the BCD bits and $y_6 y_5 y_4 y_3 y_2 y_1 y_0$ are the unsigned binary bits. The following incomplete schematic is the beginning of a design that uses a 3 bit binary adder and a 4-bit binary adder to do the conversion. Add wires so that the circuit will perform the specified conversion.



[Please see a separate document!]

NAME: _____

SECTION: _____

U of C ID: _____

L01: Norm Bartley, ST 143

L02: Steve Norman, ST 145

Q 1	Q 2	Q 3	Q 4	Q 5	Q 6	Q 7	Q 8	TOTAL
/10	/5	/3	/6	/6	/11	/4	/5	/50

3 48

Note change to marking scheme!