

2. [8 marks total (4 marks each).] Consider the following two logic expressions:

$$f = (x + y)(x' + z)$$

$$g = xz + x'y$$

Prove or disprove that f and g are equivalent in the following two ways.

- (a) By expanding each expression to its canonical SOP form (f and g are equivalent if their canonical forms are identical).

$$f = (x+y)(x'+z) = xx' + xz + x'y + yz = xz + x'y + yz =$$

$$= x(y'+y)z + x'y(z+z') + (x+x')yz = xy'z + xy'z +$$

$$+ x'y z + x'y z' + x y z + x' y z = \underline{xy'z + xy'z + x'y z + x'y z'}$$

$$g = xz + x'y = x(y'+y)z + x'y(z+z') = \underline{xy'z + xy'z + x'y z + x'y z'}$$

Canonical SOP for f and g are equal!

- (b) By direct algebraic manipulation *without* using a K-map, a truth table, or your canonical forms from part (a).

$$f = (x+y)(x'+z) = xx' + xz + x'y + yz = xz + x'y + yz =$$


$$= xz + x'y + (x+x')yz = xz + x'y + \underbrace{x y z + x' y z}_{= yz} =$$

$$= xz \underbrace{(1+y)}_1 + x'y \underbrace{(1+z)}_1 = xz + x'y$$

3. [20 marks total.] A function F of four variables x_1, x_2, x_3 and x_4 , is given by the Karnaugh map:


x_3x_4		x_1x_2			
		00	01	11	10
00	00	1	0	0	1
	01	0	1	0	0
11	00	0	0	1	0
	01	1	0	0	1

- (a) [2 marks.] Find a minimal SOP algebraic expression using this map.



$$f = x_2' x_4' + x_1' x_2 x_3' x_4 + x_1 x_2 x_3 x_4$$

- (b) [2 marks.] Find a minimal POS expression using this map.



$$f = (x_2 + x_4') (x_2' + x_4) \times (x_1' + x_2' + x_3) (x_1 + x_2' + x_3')$$

$$\text{or } f = (x_2 + x_4') (x_2' + x_4) \times (x_1' + x_3 + x_4) (x_1 + x_3' + x_4')$$

NOTE: $(x_2 + x_4')$, $(x_2' + x_4)$ are essential prime implicants,

$(x_1' + x_2' + x_3)$, $(x_1 + x_2' + x_3')$, $(x_1' + x_3 + x_4)$,


$(x_1 + x_3' + x_4')$ are not essential, and any pair of those that will cover central 0's, must be included in the solution.

$$\text{or } f = (x_2 + x_4') (x_2' + x_4) \times (x_1' + x_2' + x_3) (x_1 + x_3' + x_4')$$

$$\text{or } f = (x_2 + x_4') (x_2' + x_4) \times (x_1 + x_2' + x_3') (x_1' + x_3 + x_4)$$

Note: For this and all remaining parts of this problem, you may assume that the variables and their complements are available to your circuit.

- (c) [4 marks.] Draw the logic diagram of an AND-OR circuit implementation corresponding to the simplest (i.e., lowest "cost") of your answers to parts (a) and (b) above. Use only 2-input gates in your drawing.




Using SOP,
 $f = X_2'X_4' + X_2X_4(X_1'X_3' + X_1X_3)$

- (d) [4 marks.] Using algebraic transformations and/or circuit manipulation, implement the circuit you drew in part (c) using 2-input NAND gates only (inverters are not available).


$$X_2'X_4' + X_2X_4(X_1'X_3' + X_1X_3) = \left[(X_2'X_4')' (X_2X_4(X_1'X_3' + X_1X_3)) \right]'$$

$$= \left[(X_2'X_4')' \cdot (X_2X_4) \cdot [(X_1'X_3')' \cdot (X_1X_3)'] \right]'$$




- (c) [4 marks.] Using algebraic transformations and/or circuit manipulation, implement the circuit you drew in part (c) using 2-input NOR gates only (inverters are not available).

$$\begin{aligned}
 f &= x_2' x_4' + x_2 x_4 (x_1' x_3' + x_1 x_3) = x_2' x_4' + \\
 &+ x_2 x_4 ((x_1 + x_3)' + (x_1' + x_3')') = (x_2 + x_4)' + (x_2' + x_4')' \times \\
 &\times ((x_1 + x_3)' + (x_1' + x_3')') = \left[(x_2 + x_4)' + \left((x_2' + x_4')' \left((x_1 + x_3)' + (x_1' + x_3')' \right) \right)' \right]'
 \end{aligned}$$



- (f) [4 marks.] Implement the logic function F using 2-to-4 decoders. You may use any additional AND, OR, and NOT gates as necessary.

Canonical SOP: $f = x_1' x_2' x_3' x_4' + x_1' x_2' x_3 x_4' + x_1' x_2' x_3 x_4 + x_1 x_2' x_3 x_4' + x_1 x_2' x_3 x_4 + x_1 x_2 x_3' x_4 + x_1 x_2 x_3 x_4$



4. [12 marks total.] Design a circuit with four inputs x_3, x_2, x_1, x_0 (x_3 is the MSB) and four outputs y_3, y_2, y_1, y_0 (y_3 is the MSB) that implements a BCD-to-Gray code conversion.

(a) [4 marks.] Create the truth table for the circuit's four outputs.

BCD				GRAY			
x_3	x_2	x_1	x_0	y_3	y_2	y_1	y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

(b) [8 marks.] For your answer to part (a), give minimal SOP expressions for each output suitable for the simplest-possible multiple-output circuit implementation. Carefully indicate shared product terms (if any) that can be used. (It is not necessary to draw the circuit.)

$x_3 x_2$	$x_1 x_0$	y_3	y_2	y_1	y_0
00	00 01 11 10	0 0 0 0	0 0 0 0	0 0 1 1	0 1 0 1
01	00 01 11 10	0 0 0 0	1 1 1 1	1 x 0 0	0 1 0 1
11	00 01 11 10	x x x x	x x x x	x x x x	x x x x
10	00 01 11 10	x 1 x x	1 1 x x	0 0 x x	0 1 x x

One of possible answers:

$$y_3 = x_3$$

$$y_2 = x_3 + x_2 x_1 + x_2 x_0$$

$$y_1 = x_2' x_1 + x_2 x_1'$$

$$y_0 = x_1' x_0 + x_1 x_0'$$