

Fri Nov 22 2019

- Quiz 3 - returned at end of today's lecture
- average was around 16.5/20
 - median was 17.5/20
 - solutions have been posted

Set 9, Slide 19 - Setup time constraint

D2 must be stable by time $t_0 + T_c - t_{setup}$

In the worst case, D2 is not stable until time $t_0 + t_{pcq} + t_{pd}$. For reliable operation ...

$$t_0 + t_{pcq} + t_{pd} \leq t_0 + T_c - t_{setup}$$

$$\boxed{t_{pcq} + t_{pd} \leq T_c - t_{setup}} \quad (*)$$

In a typical design scenario, everything is fixed except t_{pd} . Then inequality (*) says

$$t_{pd} \leq T_c - t_{pcq} - t_{setup}$$

Sometimes t_{pd} is fixed, but there is freedom to choose T_c . Then (*) says

$$T_c \geq t_{pd} + t_{pcq} + t_{setup}$$

Slide 20 - hold time constraint

D2 must be stable at least until time $t_0 + t_{\text{hold}}$
D2 might be unstable as soon as time $t_0 + t_{\text{ccq}} + t_{\text{cd}}$
For reliable operation,

$$t_0 + t_{\text{hold}} \leq t_0 + t_{\text{ccq}} + t_{\text{cd}}$$

$$\boxed{t_{\text{ccq}} + t_{\text{cd}} \geq t_{\text{hold}}} \quad (**)$$

Remark: Often $t_{\text{hold}} = 0$. If not, t_{hold} is usually $\leq t_{\text{ccq}}$. In both of these cases, (**) is obviously satisfied. (t_{hold} problems are more likely to occur in the presence of something called clock skew.)

Slide 21

In this case (**) becomes

$$\boxed{t_{\text{ccq}} \geq t_{\text{hold}}} \quad (***)$$


Remark: Any DFF with $t_{\text{ccq}} < t_{\text{hold}}$ is a badly-designed DFF!

Slide 22 The answer is NO. We have no information about when edges on the inputs will occur.

ENEL 353
Nov 22 2019
2 of 4

Badly-timed input changes could cause setup (or hold) violations - we'll return to this later.

Slide 23 Here we do not have to worry about ill-timed input changes. And we have already done the math ...



ENEZ 353
Nov 22 2019
3 of 4

In the FSM R1 and R2 are the same register!
For reliable operation

$$t_{pcq} + t_{pd} \leq T_c - t_{setup}$$

Slides 24-25 A is constant, so we don't need to worry about edges on A. For reliable operation

$$t_{pd} \leq T_c - t_{pcq} - t_{setup}$$

$$T_c = \frac{1}{f_c} = \frac{1}{3.33 \text{ GHz}} = \frac{1}{3.33 \times 10^9 \text{ s}^{-1}}$$

$$= 0.3 \times 10^{-9} \text{ s} = 300 \text{ ps}$$

So for reliable operation,

$$t_{pd} \leq 300 \text{ ps} - 75 \text{ ps} - 35 \text{ ps} = \boxed{190 \text{ ps}}$$

What is t_{pd} . Critical path is NOT \rightarrow AND4 \rightarrow OR3.

$$\text{Overall } t_{pd} \text{ is } 30 + 100 + 110 = \boxed{240 \text{ ps}}$$

Circuit will not be reliable with a 3.33 GHz clock.

Redesign Implement SOP next-state logic with NAND/NAND ~~AND~~ instead of AND/OR.

$$\text{Overall } t_{pd} \text{ is } \begin{array}{c} 30 \\ \text{NOT} \end{array} + \begin{array}{c} 80 \\ \text{NAND4} \end{array} + \begin{array}{c} 60 \\ \text{NAND3} \end{array} = \boxed{170 \text{ ps}}$$

Slide 26

$$T_c = \frac{1}{1 \text{ MHz}} = \frac{1}{10^6 \text{ s}^{-1}} = 10^{-6} \text{ s} = 1000 \text{ ns}$$

T_c is very long compared to the timing parameters

Setup time constraints will be easily satisfied.

ENEL 353
Nov 22 2019
4 of 4