

ENEL 353 Lecture (Section L02)

Fri Oct 25 2019

page 1 of 4

Room assignment for midterm: Section L02:  
KNB 132.

Lab 3 has been posted on D2L.

Set 6, Slide 35

Critical path: This is the slowest possible path from any input to any output. Here it's the path from A or B to Y, through all three gates.

$$\begin{aligned} \text{Overall } t_{pd} &= 50 + 60 + 50 \\ &\quad t_{pd \text{ AND}} \quad t_{pd \text{ OR}} \quad t_{pd \text{ AND}} \\ &= 160 \text{ ps} \end{aligned}$$

In general, the overall  $t_{pd}$  is the sum of  $t_{pd}$ 's on the critical path.

Short path - fastest path from any input to any output. For the example, the short is from D to Y through one AND gate. Overall  $t_{cd}$  is the sum of  $t_{cd}$ 's on the short path. In this example, that's 35 ps.

## Slide 36

Critical path From A, B, C or D through the AND4 and OR2 gates.

$$\text{Overall } t_{pd} = 50 \text{ ps} + 30 \text{ ps} = \underline{80 \text{ ps}}$$

Short path Same as the critical path in this example!

$$\text{Overall } t_{cd} = 25 \text{ ps} + 22 \text{ ps} = \underline{47 \text{ ps}}$$

Remark: The slowest path is not necessarily the one with the most gates.

## Slide 37

$$\underline{t_{pd}} \text{ delay to } n1 \text{ is } \underbrace{15 \text{ ps}}_{\text{NOT}} + \underbrace{31 \text{ ps}}_{\text{AND2}} = 46 \text{ ps}$$

$$\text{delay to } n2 \text{ is } \underbrace{40 \text{ ps}}_{\text{AND3}}$$

$$\text{Therefore the overall } t_{pd} \text{ is } \underbrace{46 \text{ ps}}_{\text{longer of delays from}} + \underbrace{42 \text{ ps}}_{\text{OR}} = 88 \text{ ps}$$

longer of delays from inputs to n1, n2

$$\underline{t_{cd}} \text{ delay to } n1 \text{ is } \underbrace{25 \text{ ps}}_{\text{AND2}}$$

$$\text{delay to } n2 \text{ is } \underbrace{30 \text{ ps}}_{\text{AND3}}$$

ENEZ 353  
Oct 25 2019  
2 of 4

So, overall  $t_{cd}$  is  $\underbrace{25ps}_{\text{Shorter of delays from inputs to } n1, n2} + \underbrace{32ps}_{\text{OR2}} = 57ps.$

Slide 39

two-level SOP logic (left side of slide)

let's make a copy of the table from Slide 38

Gate	$t_{pd}$ (ps)
NOT	30
AND2	60
AND3	80
OR4	90
tristate (A to Y)	50
tristate (EN to Y)	35

EN2 353  
Oct 25 2019  
3 of 4

$t_{pd}$  from  $S_1$  or  $S_0$  to Out

$$\begin{array}{ccc} 30 & + & 80 & + & 90 & = & \underline{\underline{200ps}} \\ \text{NOT} & & \text{AND3} & & \text{OR4} & & \end{array}$$

$t_{pd}$  from any of  $D_0 \dots D_3$  to Out

$$\begin{array}{ccc} 80 & + & 90 & = & \underline{\underline{170ps}} \\ \text{AND3} & & \text{OR4} & & \end{array}$$

tristate logic (right side of slide)

$t_{pd}$  from  $S_1$  or  $S_0$  to Out

$$\begin{array}{ccc} 30 & + & 60 & + & 35 & = & \underline{\underline{125ps}} \\ \text{NOT} & & \text{AND2} & & \text{tristate} & & \\ & & & & \text{EN to Y} & & \end{array}$$

$t_{pd}$  from any of  $D_0 \dots D_3$  to Out

$$\underline{\underline{50ps}} - \text{tristate A to Y}$$

Slide 40 Clearly  $Y$  reacts more slowly to a change in  $S_0$  than to a change in  $S_1$ .

$t_{pd}$  from  $S$  inputs to  $Y$

$$= \underset{\substack{\text{tristate} \\ \text{EN to } Y}}{35} + \underset{\substack{\text{tristate} \\ \text{A to } Y}}{50} = \underline{\underline{85 \text{ ps}}}$$

ENEL 353  
Oct 25 2019  
4 of 4

$t_{pd}$  from  $D$  inputs to  $Y$

$$= \underset{\substack{\text{tristate} \\ \text{A to } Y}}{50} + \underset{\substack{\text{tristate} \\ \text{A to } Y}}{50} = \underline{\underline{100 \text{ ps}}}$$

Slide 42


When  $(A, B, C) = (1, 1, 1)$ ,  $Y = 1$

When  $(A, B, C) = (1, 1, 0)$ ,  $Y = 1$

Ideally, then, when  $(A, B, C)$  switches from  $(1, 1, 1)$  to  $(1, 1, 0)$ ,  $Y$  stays at 1.

Timing diagram: See Slide 43.

The circuit:



The brief drop in  $Y$  between  $t = 110 \text{ ps}$  and  $t = 140 \text{ ps}$  is an example of what is called a glitch, caused by delays in logic gates.