

ENEEL 353 Section 02 Lecture  
Mon Oct 28 2019

page 1 of 4

Midterm - tonight! See course home page for details.

Lab 3 - this week and next week

Quiz 3 - Tue Nov 5

Set 7, Slide 7

$$R=1, S=0$$

$$Q=0 \text{ because } R=1$$

$$QN = \overline{(S+Q)} = \overline{(0+0)} = 1 \quad (Q, QN) = (0, 1)$$

$$R=0, S=1$$

$$QN=0 \text{ because } S=1$$

$$Q = \overline{(R+QN)} = \overline{(0+0)} = 1 \quad (Q, QN) = (1, 0)$$

$$R=1, S=1$$

$$Q=0 \text{ because } R=1$$

$$QN=0 \text{ because } S=1$$

$$(Q, QN) = (0, 0)$$

This is why your instruction does not like to call for second output  $\bar{Q}$ .

$R=0, S=0$  (The interesting case!)

$$Q = \overline{(R+QN)} = \overline{(0+QN)} = \overline{QN}$$

$$QN = \overline{(S+Q)} = \overline{(0+Q)} = \bar{Q}$$

Two solutions!

$$(Q, QN) = (0, 1)$$

$$(Q, QN) = (1, 0)$$



## Slide 8

### Useful behaviour of an SR latch

Prior to the time window shown in the slide,  $(Q, \overline{Q})$  somehow got to  $(0, 1)$ .

The first pulse on S forces  $(Q, \overline{Q})$  to  $(1, 0)$ .

The 2nd pulse on S leaves  $(Q, \overline{Q})$  at  $(1, 0)$

The first pulse on R forces  $(Q, \overline{Q})$  to  $(0, 1)$

The 2nd pulse on R leaves  $(Q, \overline{Q})$  at  $(0, 1)$ .

S stands for set - turn Q ON

R stands for reset - turn Q OFF

ENEL 353  
Oct 28 2019  
2 of 4

### Problematic behaviour, Part 1

When  $S=R=1$ ,  $\overline{Q}$  does not perform its normal of providing  $\overline{Q}$ .

### Problematic behaviour, Part 2

What if S and R both make  $1 \rightarrow 0$  transitions at nearly the same time?

-  $(Q, \overline{Q})$  could go quickly to  $(0, 1)$

- " " " " " "  $(1, 0)$

- Both outputs could "stick" for a while between logic 0 and logic 1, then eventually the state would go to  $(0, 1)$  or  $(1, 0)$ .

This phenomenon is called metastability

- Exact behaviour is not predictable!



Slide 12

$$f_c = 2.5 \text{ GHz} \quad T_c = \frac{1}{2.5 \text{ GHz}} = \frac{1}{2.5 \times 10^9 \text{ s}^{-1}}$$
$$= \frac{1}{2.5} \times 10^{-9} \text{ s} = 0.4 \text{ ns} = 400 \text{ ps}$$


Slide 17

When CLK = 0  $R = S = 0$

When CLK = 1  $\left. \begin{array}{l} R = \bar{D} \\ S = D \end{array} \right\}$  Only one of R and S is 1

The problematic case of  $R = S = 1$  can't happen,  
So QN will always be equal to  $\bar{Q}$ .

Slide 18 - To emphasize the basic behaviour,  
we won't show delays in the timing diagram for  
this circuit.



ENEL 353  
Oct 28 2019  
3 of 4

Here we show both possible initial states for Q  
(unlike what's on the slide).



When CLK is HIGH, the latch is said to be transparent. Changes to D are (almost) immediately visible on Q. In other words, when CLK is HIGH, Q follows D.

When CLK is LOW, the latch is said to be opaque. Q holds on to whatever value Q had when CLK most recently went  $1 \rightarrow 0$ .

ENEZ 353  
Oct 28 2019  
4 of 4