


The control unit (continued)



ALUop rules: 00 - ALU to add (lw/sw)  
 01 - subtract (beq)  
 10 - use "funct" field

Control-signal examples:


<u>Signal</u>	<u>Instruction</u>		
	<u>SLT</u>	<u>LW</u>	<u>BEQ</u>
MemtoReg	0 (use ALUresult)	1 (use D-mem)	x (not using)
MemWrite	0	0	0
Branch	0	0	1
ALUSrc	0 (use GPR)	1 (use offset)	0 (use GPR)
RegDst	1 (use Instr <sub>15:11</sub> )	0 (use Instr <sub>20:16</sub> )	x
RegWrite	1 (write answer)	1	0 (save nothing)
ALUOp	10 (use "funct")	00 (add)	01 (force subtract)
ALUControl	111 (slt)	010 (add)	110 (subtract)

Timing in a single-cycle processor

Example: Timing for:

```
lw $s1, 0x1234($s0)
```

- instruction address 0x0040\_00a8



- ① Active edge - do all updating required for previous instruction
  - PC becomes  $0x0400-00a8$
  - R-type, Iw : R-file update occurs
  - sw : D-mem update occurs
- ② 32-bit Iw instruction read from I-mem. PC's address calculates  $0x0040-00ac$  (stored at time 7)
- ③ Main control unit senses Iw from  $Instr_{31:26}$ ; produces control signals
- ④ R-file gives contents of  $\$s0$  and  $\$s1$  at RD1 and RD2 ( $\$s1$  not used). ALU Decoder produces 010 for addition.
- ⑤ ALU Result becomes  $\$s0 + 0x0000-1234$ .
- ⑥ D-mem produces contents at address  $(\$s0 + 0x0000-1234)$ .
- ⑦ Active edge of the clock - update.
  - Contents of  $\$s1$  in R-File changed to D-mem word read in step 6.
  - PC changes to  $0x0040-00ac$ .

### Detailed timing analysis

- Assumptions:
- Reading the R-file ( $t_{RF-read}$ ) much slower than sign-extender and mux.
  - also much slower than control unit

The critical path for the Iw instruction

- Once the PC read, the critical path is through 5 units

$$I\text{-mem} \longrightarrow R\text{-file} \longrightarrow ALU \longrightarrow D\text{-mem} \longrightarrow \text{MUX}$$

$$T_5 = (t_{mem}) + (t_{RF-read}) + (t_{ALU}) + (t_{mem}) + (t_{mux})$$

- Must include the read time of the PC ( $t_{pcq-pc}$ ) and the setup time of the R-file ( $t_{RF-setup}$ )

For reliable operation:

$$T_c \geq t_{pcq-pc} + T_S + t_{RF-setup}$$

↑  
clock period

Single-cycle processor is slow. Idea:

- Do fewer operations per cycle, allow operations to occur simultaneously
- Speed up the clock!

### Pipelined processor design

For the single-cycle processor:

- Instructions are dealt with one at a time.
  - This is not true in a modern processor

### Doing the laundry (analogy)

You have many loads of laundry with these resources:

- one washing machine
- one dryer
- one "folding unit" (you)
- one "putting away" unit (a friend)

Each unit takes 30 minutes for one load.

Suppose there are 4 loads.


Method 1: Sequentially

W = wash

D = dry

F = fold

P = put away



Note resources are idle 75% of the time!