



Method 2: Forwarding

Example A:



- grab the result of the add instructions at the right time to use in sub's execute stage.


Example B:



- grab the result from lw's memory stage to use in slt's execute stage.

Method 3: Forwarding and stalling

Forwarding sometimes doesn't work on its own:



- can't send data back in time!
- memory contents (\$t0) only available after time to.

→ how to fix: stall for one clock period, then forward.

Solutions to control hazards

Branching — decision to branch not made in time

Jump — also has problems

1. Stall — don't start the Fetch of the next instruction right away
2. Predict — processor guesses what the next address will be; acts on it right away
 - processor checks that the guess was right; cancels instructions if wrong.

Dynamic branch prediction

- As the program is running, processor keeps track of recent branch instructions; updates its predictions
- very complex!

3. Delayed branch and jump rules

Older and less sophisticated than branch prediction

- used by real MIPS processors
- Idea: As the processor determines the destination address of a branch or jump, give it some useful work to do.

For example:


```
sllt $t0, $t1, $t2  
beq $t0, $zero, L1  
add $t4, $t5, $t6  
lw $t7, ($t8)  
L1: or [...]  
sub [...]
```

← always execute one next instruction

Instruction flow if $\$t0 \neq 0$

```
sllt → beq → add → lw → or → sub ...  
                                    └─┬─┘  
                                      delayed branch  
                                      slot
```

If $\$t0 == 0$



Example C-code :

```
do {  
    if (*p < 0)  
        count++;  
    p++;  
} while (p != past_end);
```

Translation with delay slots :

```
L1: lw $t0, $a0  
    slt $t1, $zero, $t0  
    beq $t1, $zero, L2  
branch delay slot; → addiu $a0, $a0, 4      # p++  
instruction executed → add $t9, $t9, 1      # count++  
regardless of branch  
(do something useful!)
```

```
L2: bne $a0, $a1, L1      # if (p != past_end)  
no operation → nop      goto L1  
(if nothing useful  
to be done)
```

Conditional instructions

movn $\$t0, \$t1, \$t2$ if $(\$t2 \neq 0)$
 $\$t0 = \$t1$

movz $\$t0, \$t1, \$t2$ if $(\$t2 == 0)$
 $\$t0 = \$t1$

Making pipelining work in hardware

Textbook presents a series of designs

- simple and incomplete at first
- then progressively more complex and correct.

Figure 7.47

- This handles R-type, lw, sw correctly (assuming no hazards)
- makes an attempt to handle beq, but doesn't get it right (executes \geq delay-slot instructions)

Pipeline registers

- pipelining made possible by using more DFFs to make pipeline registers.