

Name: Solutions (revised)

Lecture Section: _____

L01 – Norm Bartley, lectures in ENE 241

L02 – Steve Norman, lectures in ST 145

SCHULICH
School of Engineering



DEPARTMENT OF ELECTRICAL
AND COMPUTER ENGINEERING

ENEL 353 - Digital Circuits

Midterm Examination

Wednesday, October 29, 2014

Instructions:

- Time allowed is 90 minutes.
 - In order to minimize distraction to your fellow students, you may not leave during the last 10 minutes of the examination.
 - The examination is closed-book.
 - Non-programmable calculators are permitted.
 - The maximum number of marks is 50, as indicated; the midterm examination counts 20% toward the final grade.
 - Please use a pen or heavy pencil to ensure legibility.
 - Please answer questions in the spaces provided; if space is insufficient, please use the back of the pages.
 - Please show your work; where appropriate, marks will be awarded for proper and well-reasoned explanations.
-

UCID: _____

1. [12 marks total.]

- (a) [3 marks.] Use repeated division to convert
- 571_{10}
- to hexadecimal.

division	quotient	remainder	
$571 \div 16$	35	11	$= B_{16}$
$35 \div 16$	2	3	
$2 \div 16$	0	2	

Answer: $23B_{16}$

- (b) [1 mark.] What is the value of
- 417_8
- as a decimal number?

$$4 \times 8^2 + 1 \times 8^1 + 7 \times 8^0 = 271_{10}$$

- (c) [2 marks.] The eight-bit two's complement representation of
- -121_{10}
- is 10000111. Use this information to find the eight-bit two's complement representation of
- $+121_{10}$
- .

$$\begin{array}{r} \text{invert bits: } 01111000 \\ \text{add 1: } \quad \quad \quad 1 \\ \hline \text{answer } 01111001 \end{array}$$

- (d) [2 marks.] Represent the number
- $+67_{10}$
- in eight-bit
- sign-and-magnitude*
- format.

$67_{10} = 64 + 2 + 1$, so the magnitude is 1000011_2
The sign bit is 0, so the answer is 01000011 .

- (e) [2 marks.] What is the five-bit sum generated by a five-bit adder when the inputs are 01011 and 01001, and what is the carry out of the most significant bit?

$$\begin{array}{r} \text{carries: } 0 \quad 1 \quad 0 \quad 1 \quad 1 \quad 0 \\ \quad \quad 01011 \\ + \quad \quad 01001 \\ \hline \quad \quad 10100 \leftarrow \text{Sum} \end{array} \quad \begin{array}{l} \text{carry out} \\ \text{of MSB is } 0. \end{array}$$

- (f) [1 mark.] If all the five-bit numbers in part (e) are interpreted as two's-complement, was there overflow in the addition? Give a reason for your answer.


Yes. The sum of two positive numbers is negative.
Alternate reason: Carry out of MSB \neq carry into MSB.

- (g) [1 mark.] If all the five-bit numbers in part (e) are interpreted as unsigned, was there overflow in the addition? Give a reason for your answer.

No. The carry out from the MSB was 0.

Alternate reasons: (1) $\text{Sum} \geq 01011$; (2) $\text{Sum} \geq 01001$.

2. [5 marks.] Consider the circuit below.



Let $G = \bar{A}BC$. By *algebraic manipulation*, prove or disprove that $F = G$. (Do not use a truth table or a K-map.)

$$\text{At } n_1, \quad n_1 = ABC$$

$$\text{At } n_2, \quad n_2 = B \oplus C = \bar{B}C + B\bar{C}$$

$$\text{At } n_3, \quad n_3 = (ABC + \bar{B}C + B\bar{C})$$

$$\text{And } F = \overline{(ABC + \bar{B}C + B\bar{C})} B$$

$$\text{De Morgan's theorem: } F = (\overline{ABC})(\overline{\bar{B}C})(\overline{B\bar{C}}) B$$

$$\text{Again: } F = (\bar{A} + \bar{B} + \bar{C})(B + \bar{C})(\bar{B} + C)$$

$$\begin{aligned} & \cancel{B\bar{B}} + BC + \bar{B}\bar{C} + \cancel{C\bar{C}} \\ & = BC + \bar{B}\bar{C} \end{aligned}$$

$$F = (\bar{A} + \bar{B} + \bar{C})(BC + \bar{B}\bar{C}) B$$

$$BBC + \cancel{B\bar{B}\bar{C}} = BC$$

$$F = (\bar{A} + \bar{B} + \bar{C})(BC)$$


$$= \bar{A}BC + \cancel{\bar{B}BC} + \cancel{BC\bar{C}}$$

$$= \bar{A}BC$$

Thus, $F = G$.

3. [8 marks total.]


(a) [3 marks.] Use “bubble-pushing” and/or algebra to find an SOP expression for the function implemented by the circuit below. Use the space beside and below the circuit to show your work.



Algebra:


$$\begin{aligned}
 Y &= \overline{((A+B) \cdot C) \cdot D} + E \\
 &= \overline{(A+B)C + \overline{D}} + E \\
 &= (\overline{ABC} + \overline{D} + E) \\
 &= (A+B+\overline{C})D\overline{E} \\
 &= A\overline{D}\overline{E} + B\overline{D}\overline{E} + \overline{C}D\overline{E}
 \end{aligned}$$

Bubble-pushing, then algebra



$$\begin{aligned}
 Y &= (A+B+\overline{C})D\overline{E} \\
 &= A\overline{D}\overline{E} + B\overline{D}\overline{E} + \overline{C}D\overline{E}
 \end{aligned}$$

(b) [3 marks.] The circuit below is built from two tristate buffers and a NOR gate.



A	B	$E1 = \overline{A+B}$	$E2 = A$
0	0	1	0
0	1	0	0
1	0	0	1
1	1	0	1


Is it possible to choose 0 or 1 values for the inputs that result in contention (also known as “fighting”) at the output node Y? Give a precise explanation for your answer. No. The truth table shows that $E1 = 1$ and $E2 = 1$ can't both be true at the same time.

Is it possible to choose 0 or 1 values for the inputs that result in Y being in the Z (floating, high-impedance) state? Give a precise explanation for your answer.

Yes. If $A=0, B=1$, then neither tristate buffer is enabled.

Note: The above question text corrects some very minor typographical errors that appeared on the original question paper.

(c) [2 marks.] The circuit below uses two tristate buffers, one with active-high enable, and one with active-low enable. What simple logic function of A and B does the circuit implement? Give a reason for your answer.



A	B	Y
0	0	0 (from GND)
0	1	0 (from GND)
1	0	0 (from B)
1	1	1 (from B)

The table shows that the circuit acts as an AND gate.

4. [11 marks total.]

- (a) [8 marks.] Consider the function Y given in the truth table below. Use the blank K-maps to derive *all* minimum SOP and POS expressions for Y . Indicate all essential prime implicants for Y or \bar{Y} in your maps. You may add more maps if you need them.

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	X
0	1	0	0	1
0	1	0	1	X
0	1	1	0	0
0	1	1	1	X
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	X
1	1	0	0	1
1	1	0	1	1
1	1	1	0	X
1	1	1	1	0

$$Y = \frac{\bar{B}C}{*} + \frac{B\bar{C}}{*} + A\bar{C}$$


$$Y = \frac{\bar{B}C}{*} + \frac{B\bar{C}}{*} + A\bar{B}$$

Two SOP solutions

One POS solution


$$\bar{Y} = \bar{A}\bar{B}\bar{C} + BC$$

$$Y = (A+B+C)(\bar{B}+\bar{C})$$



- (b) [3 marks.] Sketch a two-level NAND-NAND circuit for a minimal SOP expression from part (a). If there is not a unique minimal SOP expression, state which one you are implementing. Inputs are available in both true and complementary forms. Any number of inputs are allowed on each NAND gate.

Choose $Y = \bar{B}C + B\bar{C} + A\bar{C} = \overline{(\bar{B}C)(B\bar{C})(A\bar{C})}$




5. [9 marks total.]

- (a) [3 marks.] Draw a schematic to show how the function given in the truth table can be implemented with a 4:1 multiplexer, one inverter, and no other components. Show any intermediate work you had to do to design the circuit.

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

A	B	Y
0	0	\bar{C}
0	1	0
1	0	\bar{C}
1	1	C




(Several other correct solutions exist.)

- (b) [3 marks.] A table describing a 3:1 multiplexer is given below to the left. Add wiring to show how this function can be implemented using two inverters, three 3-input AND gates, and one 3-input OR gate.



$$Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 D_2$$

S ₁	S ₀	Y
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₂



Note: In most logic families, a floating input causes unpredictable gate output.


- (c) [3 marks.] The diagram below is intended to serve as a reminder of how to convert between unsigned binary code and Gray code.




Add wiring to the following schematic so that the output Y₃Y₂Y₁Y₀ is the four-bit Gray code corresponding to the input unsigned binary number A₃A₂A₁A₀. You may wire things however you like, but you may not introduce any additional logic gates.

Y₂, Y₁, Y₀ are all XORs of adjacent bits within A_{3:0}.

$$Y_3 = 0 \oplus A_3 = A_3$$



6. [5 marks.] Use the following 5-variable K-map for $F(A, B, C, D, E)$, and find any minimal SOP expression for F .



Either of two solutions acceptable :

$$F = \bar{A}\bar{D}\bar{E} + \bar{A}\bar{C}\bar{E} + A\bar{B}C\bar{D} + \bar{C}\bar{D}E + \bar{B}C\bar{E} + \bar{B}\bar{C}\bar{D}\bar{E}$$

↓

$$\text{or } F = \bar{A}\bar{C}\bar{D} + \bar{A}\bar{C}\bar{E} + A\bar{B}C\bar{D} + \bar{C}\bar{D}E + \bar{B}C\bar{E} + \bar{B}\bar{C}\bar{D}\bar{E}$$

Name (printed):

U of Calgary ID number:

Section (L01 is in ENE 241 with Norm Bartley,
L02 is in ST 145 with Steve Norman):

Problem	Mark
1	/ 12
2	/ 5
3	/ 8
4	/ 11
5	/ 9
6	/ 5
TOTAL	/ 50