

NAME: \_\_\_\_\_

When you start the test, please repeat your name and add your U of C ID number at the bottom of the last page.



DEPARTMENT OF ELECTRICAL  
AND COMPUTER ENGINEERING

ENEL 353: Digital Circuits

## Midterm Examination

Wednesday, October 28, 2015

---

### Instructions:

- Time allowed is 90 minutes.
  - In order to minimize distraction to your fellow students, you may not leave during the last 10 minutes of the examination.
  - The examination is closed-book.
  - Non-programmable calculators are permitted.
  - The maximum number of marks is 50, as indicated; the midterm examination counts 20% toward the final grade.
  - Please use a pen or heavy pencil to ensure legibility.
  - Please answer questions in the spaces provided; if space is insufficient, please use the back of the pages.
  - Please show your work; where appropriate, marks will be awarded for proper and well-reasoned explanations.
-

## 1. [11 marks total.]

(a) [2 marks.] Use repeated division to convert  $230_{10}$  to octal representation.

(b) [1 mark.] What is the value of  $19D_{16}$  in base ten?

(c) [3 marks.] Consider the bit pattern 100011.

In a 6-bit sign/magnitude system,  
what number does the bit pattern  
represent?

In a 6-bit two's complement system,  
what number does the bit pattern  
represent?

(d) [2 marks.] What is the six-bit sum generated by a six-bit adder when the inputs are 110100 and 100111, and what is the carry out of the most significant bit?


(e) [1 mark.] If all the six-bit numbers in part (d) are interpreted as two's-complement, was there overflow in the addition? Give a reason for your answer.

(f) [2 marks.] Half of the conversions from 3-bit unsigned binary to 3-bit Gray code are given below. Fill in the the table to the right with other half of the conversions.

unsigned binary	Gray code
000	000
001	001
010	011
011	010

unsigned binary	Gray code
100	
101	
110	
111	


2. [6 marks.] Consider the circuit below.



Let  $G = \overline{B}\overline{C} + BC$ . By *algebraic manipulation*, prove or disprove that  $Y = G$ .  
(Do not use a truth table or a K-map.)


3. [8 marks total.]

- (a) [2 marks.] Contention (or “fighting”) is sometimes possible when two gate outputs are wired together. In the circuit below, nodes n2, n3, and Y are each wired to the outputs of two different gates. Explain why contention is *impossible* in this particular circuit.



- (b) [3 marks.] Find an SOP expression for Y in the circuit of part (a), in terms of inputs A, B, C, D, E, S<sub>2</sub>, S<sub>1</sub>, and S<sub>0</sub>.

- (c) [3 marks.] Use bubble-pushing and/or algebra to find an SOP expression for Y in the circuit below. If you use bubble-pushing, draw an equivalent circuit beside the given circuit.



4. [11 marks total.]

- (a) [8 marks.] Consider the function  $Y$  given in the truth table below. Use the blank K-maps to derive *all* minimum SOP and POS expressions for  $Y$ . Indicate all essential prime implicants for  $Y$  or  $\bar{Y}$  in your maps. You may add more maps if you need them.

$A$	$B$	$C$	$D$	$Y$
0	0	0	0	1
0	0	0	1	0
0	0	1	0	X
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	X
1	1	0	1	0
1	1	1	0	1
1	1	1	1	X

$CD \backslash AB$	00	01	11	10
00				
01				
11				
10				


  

$CD \backslash AB$	00	01	11	10
00				
01				
11				
10				


- (b) [3 marks.] Sketch a two-level NOR-NOR circuit for a minimal POS expression from part (a). Assume that  $A$ ,  $B$ ,  $C$  and  $D$  are available in true and complementary forms. There is no restriction on the number of inputs on each NOR gate.

5. [9 marks total.]


- (a) [3 marks.] Find a canonical SOP expression for  $F(A, B, C)$ . Show carefully how you obtained your expression.



- (b) [3 marks.] Below on the left is a symbol for a 2:4 decoder with an enable input. Show how such a circuit could be implemented by adding only wires and AND gates to the schematic below on the right.



- (c) [3 marks.] Use the data in the table to find the overall  $t_{pd}$  and overall  $t_{cd}$  for the given circuit.



gate	$t_{pd}$	$t_{cd}$
NOT	18 ps	13 ps
OR	76 ps	51 ps
NAND2	39 ps	28 ps
NAND3	55 ps	37 ps

6. [5 marks.] Use the following 5-variable K-map for  $F(A, B, C, D, E)$ , and find a minimal SOP expression for  $F$ .

		<i>BC</i>			
<i>DE</i>		00	01	11	10
00		1			1
01		1	1		1
11			1		
10			1	1	

$A = 0$

		<i>BC</i>			
<i>DE</i>		00	01	11	10
00			1	1	
01		1	1		1
11			1		
10			1	1	

$A = 1$

NAME (PRINTED)	U OF C ID #
----------------	-------------

question 1	question 2	question 3	question 4	question 5	question 6	TOTAL
/ 11	/ 6	/ 8	/ 11	/ 9	/ 5	/ 50